We studied the impact of grain boundary (GB) protrusion on the electrical properties of low temperature polycrystalline silicon thin film transistors. The analysis of atomic force microscopy and transmission electron microscopy images indicate the grain size of ∼350 nm and a protrusion height of ∼35 nm. The transfer and output characteristics are well fitted by technology computer-aided design using two different density of states for poly-Si grain and GB, respectively. From 2-D contour mapping, a drastic reduction of hole concentration (∼5 × 10 16 cm −3 ) at GB protrusion site was obtained as compared to the grain (∼3 × 10 18 cm −3 ). Trapping concentration at GB is much higher, which leads to the reduction in the mobility.
I. INTRODUCTION
Low temperature polycrystalline silicon (LTPS) thin film transistors (TFTs) have been widely used for pixel switching and driving TFTs of active-matrix organic light emitting diode (AMOLED) displays [1] . When compared to a-Si, oxide and organic TFTs, LTPS TFTs are the best choice for high-speed CMOS circuits because of higher mobility (μ FE : 40∼100 cm 2 /V · s) and excellent stability [2] - [4] . Despite of many advantages of excimer laser annealing (ELA) LTPS TFTs, the process complexity, smaller grain size (100 ∼ 500 nm), GB protrusion, high manufacturing cost are the main issues to overcome [5] - [8] .
Several groups reported the numerical simulations of LTPS TFTs including grain size variation [9] , GB position dependency inside the semiconductor layer [10] , and electric field/carrier concentration simulation without taking account of the protrusion [5] . It is highly important to estimate the amount of charge trapping at GB region while extending the GB height towards protrusion peak, however, there is no report on such an important phenomenon.
In this paper, we systematically investigated the effect of GB protrusion on the electrical performance of LTPS TFTs. We measured the grain and protrusion dimension by atomic force microscopy (AFM) and transmission electron microscopy (TEM) micrographs. Based on technology computer-aided design (TCAD) simulation, we realized the exact TFT dimension and fitted the experimental I-V characteristics using the density of states (DOS) model. A drastically reduced carrier concentration (∼5×10 16 cm −3 ) had been found at GB protrusion region by contour mapping which might be due to carrier trapping at GBs. 50 nm SiN X was deposited by plasma enhanced chemical vapor deposition (PECVD) at 450 • C, followed by 45 nm a-Si deposition by PECVD at 420 • C and subsequent dehydrogenation. The a-Si layer was crystallized by ELA and patterned to form active islands. A 100 nm thick SiO 2 layer was deposited as the gate insulator (GI) by PECVD at 360 • C. A 300 nm chromium (Cr) gate electrode was deposited by physical vapor deposition (PVD). The gate metal and GI layers were patterned, followed by the p + implantation at source/drain (S/D) region. The activation of dopant was performed at 360 • C in vacuum for 1 h. An interlayer dielectric (ILD) of SiN X /SiO 2 stack layer of 300 nm / 300 nm was deposited by PECVD at 360 • C, followed by the via hole opening process for S/D contacts. A thermal activation was performed in vacuum at 425 • C for 1 h after the deposition of 250 nm thick Cr layer by PVD as S/D electrodes. The electrical characteristics of the fabricated TFTs were measured at room temperature using an Agilent 4156C semiconductor analyzer. The TFT field effect mobility (μ FE ) was Numerical simulation of LTPS TFT was performed by TCAD from Silvaco [11] . The representing device parameters were obtained from optical micrographs. The density of states (DOS, cm −3 eV −1 ) in the gap was adopted independently for both the poly-Si grain and GB in order to fit the experimental I-V data. The summary for LTPS TFT simulation parameters are shown in TABLE-1. Fig. 2 (a) shows the atomic force microscopy (AFM) image of ELA poly-Si layer over an area of 2 × 2 µm 2 . Sequential formation of poly-Si grain has been found with an average grain size of ∼350 nm. The transmission electron microscopy (TEM) image in Fig. 2(b) shows the poly-Si layer with surface protrusion height of ∼35 nm. The total height of the poly-Si layer at grain boundary (GB) regions is ∼80 nm with 45 nm poly-Si in the grain.
II. FABRICATION AND EXPERIMENT

III. PROTRUSION IN LTPS TFT
The formation of protrusion is due to the difference in mass densities between liquid and solid silicon. This induces the formation of protrusion at the GB during the cooling process to form poly-Si after laser crystallization [12] . This difference in silicon density by phase transformation accumulates liquid silicon in the last solidified area which results in the formation of redundant uprising silicon volume (protrusion) at GB regions [13] . High surface roughness as a result of protrusion at GB regions is an inherent problem of laser-based crystallization of poly-Si film [6] .
There are several reports describing the impacts of GB protrusion on the electrical performance of poly-Si TFTs. Protrusion results in poor device performance, uniformity and reliability issues because of high surface roughness. This is dominant when scaling of channel length and gate insulator of LTPS TFT for high pixel density display applications [13] . Chen et al. reported the mechanical bending stress effect on flexible ELA LTPS TFTs [12] . A non-uniform stress distribution due to protrusion had been reported near polySi/GI interface and this phenomenon is more pronounced near GB protrusion [12] . The defect/trapping model is used to explain the TFT performance/reliability degradation, which is related to the protrusion in ELA LTPS TFTs [12] . A systematic study on the effect of GB protrusion on the electrical performance using the density of states modeling for grain and GB is highly required, especially for the displays using short channel TFTs.
A possible alternative approach to overcome protrusion effect is the planarization process but the additional polishing process is needed [13] . To get flattened poly-Si surface, chemical mechanical polishing (CMP) after the ELA process is the most widely adopted one [6] , [14] - [15] . CMP reduces the surface roughness to ∼30 Å, however, this process is not suitable for the large glass substrate. Therefore, a-Si TFTs and metal oxide semiconductor TFTs are the most popular choices for large size glass substrate process for displays [16] - [17] . It has been identified that the laser energy intensity plays the vital role in the formation of the protrusion and the increase of laser energy for crystallization results in a taller protrusion on the GB [12] . Another alternative approach is to increase the grain size (less number of GB, and hence, less number of protrusion peaks) for better transistor performance, and the relationship between grain size and protrusion height had been demonstrated [6] . Blue laser annealing (BLA) can be one of the most suitable alternatives where the grain size can be over 10 µm and hence, channel length scaling over several micron ranges can be possible without having GB/protrusion inside the TFT channel with μ FE over 100 cm 2 /V · s [18] . Transfer characteristics of the fabricated TFTs exhibited large leakage current/off current under reverse bias at higher V D which might be attributed to the field-enhanced leakage current phenomenon and might be associated to band-toband tunneling (BBT) via GB trapping states near the drain electrode [19] - [21] . By implementing BBT model parameters with Poole-Frenkel effect [22] in the TCAD simulation, the fitting I-V curves exhibited the similar experimental off current trend. Moreover, the output characteristics of the fabricated TFTs exhibited small kink effect at higher V D which might be originated by impact ionization at the drain end of the poly-Si channel due to the large drain field when the device is operating in saturation [23] - [24] . By implementing impact ionization model parameters in the TCAD simulation, the simulated output I-V curves exhibited excellent fitting with experimental I D at saturation (higher V D ).
IV. DENSITY OF STATES (DOS)
The distribution of potential profiles at the vicinity of GB of LTPS TFTs was demonstrated in an earlier report [25] . The influence of the GB on electrical performance has been investigated by considering the traps either at the GBs or uniformly distributed throughout the poly-Si [26] . Localized traps at the GB are found to be responsible for the kink effect in ELA LTPS TFTs [27] . It is assumed that the GB exists in poly-Si and extends towards the protrusion peak. However, the previous reports did not consider the amount of carrier traps at the GB protrusion which was clearly under-estimated numerical approaches [28] . Dimitriadis and Tassis reported a two-dimensional (2-D) numerical simulation approach where a continuous distribution of carrier traps in the energy gap consisting a broad peak close to midgap and an exponential band tail [29] . Herein, for the first time, we consider two separate DOSs (one for poly-Si grain and the other for GB with protrusion) for the better estimation of GB protrusion effect. Fig. 4(a) shows the simulated contour mapping of polySi grain and GB, and (b) shows a GB having a width of 1 nm. The grain and GB dimensions and protrusion height can be achieved from the experiment, which is used for the simulation of the electrical performance of the ELA LTPS TFTs. DOS parameters such as valance and conduction band tail states at the band edges (N TD , cm −3 eV −1 and N TA , cm −3 eV −1 ), tail state slopes (W TD , eV −1 and W TA , eV −1 ), and donor-like and acceptor-like states with Gaussian distributions (N GD , cm −3 eV −1 and N GA , cm −3 eV −1 ) along with their full width at half maximums (W GD , eV −1 and W GA , eV −1 ) were varied in order to fit the TFT measurement data at different V D and V G , respectively as shown in Fig. 3(a) and (b) . Fig. 4(c)-(d) represents the DOS for polySi grain and GB and we summarized the DOS parameters in TABLE-1. We also use the same DOS parameters of polySi grain and GB (Fig. 8) to estimate protrusion geometry impacts. Fig. 5 (a) shows the schematic cross-section of ELA LTPS TFT in order to analyze the LTPS protrusion effect. We consider a 5 nm lateral depth line (XX ) inside GI underneith from source electrode until the drain electrode. The electric field distribution inside GI is the measure of reliability and sugessts the quality of GI, gate leakage characteristics, and breakdown characterististics of the fabricated devices [30] . To investigate the electric field (V/cm) effective inside the GI, we applied constant biases; V G = −30 V, V D = −0.1 V and V S = 0 V which analytically provides a constant electrical field ∼3 × 10 6 V/cm underneith the gate electrode. Fig. 5 (b) compares the simulated electric field inside GI in LTPS TFTs without and with 35 nm protrusion in the poly-Si layer. A critical fluctuation of the electric field has been evident under constant gate bias for the TFTs with the protruded poly-Si layer. However, the stable electric field inside the gate insulator for TFTs without protrusion inside the poly-Si layer suggests a comparatively less or no trapping of fixed charges inside the GI layer [31] . Interestingly, a negligible impact of GBs on electric field distribution in the GI layer has been found for both devices. The reduction of the electric field by the poly-Si protrusion might result in less charge accumulation under the gate bias inside the poly-Si layer and thus, reduction in drain current is expected. Fig. 6 (a) shows the schematic point of intercept to distinguish the hole carrier concentration (cm −3 ) inside the poly-Si layer in order to analyze the LTPS protrusion effect. We consider a 5 nm lateral depth line (XX ) underneith from source electrode until the drain electrode. The hole carrier concentration inside poly-Si is the measure of electrical conductivity of the TFTs which might affect the carrier transport, μ FE and I D . To estimate hole concentration inside the poly-Si layer, we applied the same biasing conditions which was applied to check the electric field distribution. Fig. 6 (b) compares the simulated hole concentration in LTPS TFTs without and with 35 nm protrusion in the polySi layer. A drastic reduction of hole concentration has been observed (∼5 × 10 16 cm −3 ) under constant gate bias for the TFTs with protruded poly-Si layer which might be due to the trapping of holes near GB and/or inside protrusion [10] , [12] . However, stable hole concentration inside the poly-Si layer for TFT without protrusion suggests a comparatively less or no trapping of the holes inside the active layer. It should be noted that, a negligible impact of GBs on hole concentration in the poly-Si layer has been observed for both devices. The drastically reduced hole concentration due to poly-Si protrusion might be originated from the carrier trappings and larger amounts of traps around the side wall and two sides of the protrusion [32] .
V. RESULTS AND DISCUSSION
In order to estimate the electrical profiles between consecutive grains/GBs, we demonstrated TCAD contour mapping. Fig. 7(a)-(b) shows the zoom-in cutline at the interface between GI/poly-Si layer (5 nm lateral depth line (XX )) for the TFTs without and with 35 nm protrusion. A simulated electric field at poly-Si grain region is found ∼1.5×10 5 V/cm in Fig. 7(c) , whereas, a remarkably less electric field of ∼3.4 × 10 4 V/cm has been achieved (∼75% reduction) at the position of GB protrusion. Similar to electric field distribution, a simulated hole concentration at protrusion GB site has been extracted as ∼5 × 10 16 cm −3 in Fig. 7(d) , whereas, poly-Si grains exhibit a simulated hole concentration of ∼3 × 10 18 cm −3 and suggesting the strong carrier trapping at protrusion site as the origin of TFT performance degradation than the poly-Si TFTs without protrusion. To achieve the dynamics of charge carriers between the poly-Si grains, we need to understand the electrostatic potential distribution. Fig. 8 (a)-(b) show the potential distribution between consecutive grains/GBs using TCAD contour plotting of poly-Si layer without protrusion and with 35 nm protrusion at GB, respectively. A 5 nm lateral depth line (AA ) at the interface between GI/poly-Si was used to get the potential distribution. Fig. 8 (c) shows zoom-in protrusion peak and we adopted a 5 nm lateral depth line (BB ) to evaluate and compare the potential distribution at GB protrusion site. Fig. 8 (d) compares the electrostatic potential distribution between consecutive grains without and with GB protrusion underneath the gate metal. A simulated electrostatic potential at poly-Si grain region is found almost static, however, a drastically reduced potential (Potential difference (V)∼ −0.07 eV) at GB protrusion had been obtained. To achieve a more detailed impact of the protrusion on potential distribution at the GB region, we enlarged the contour mapping for a single protrusion peak (Fig. 8(c) ) and based on the BB depth line, we compared the potential distribution. Fig. 8 (e) shows that a severe electrostatic potential degradation at the GB region with the protruded poly-Si layer as compared to poly-Si without protrusion. The aboveexplained results indicate that there might be severe charge trapping at GB/protrusion site than that of poly-Si without protrusion. Fig. 9 (a)-(c) show the hole concentration contour mapping to achieve the correlation between protrusion height (h(P)) and hole carrier distribution (also, electric field distribution, not shown here) inside protruded poly-Si region at GB. For a detailed analysis purpose, we drew a lateral cutline (PP ) at the center of protrusion (h(P)/2) and we also considered the point "A" on PP (intersect point between GB and PP ) to extract electric field and hole concentration. Using the same DOS listed in TABLE-1 while fitting the experimental data in Fig. 3 , we simulated I-V curves for h(P) of 25, 35, and 45 nm, respectively. We plotted the µ FE and SS as a function of hole concentration (cm −3 ) and also, as a function of electric field (V/cm) at point A. Fig. 9 (d) confirms that a smaller h(P) of 25 nm experience a higher electric field (∼5.62 × 10 4 V/cm) at position "A" as compared to a taller h(P) of 45 nm (electric field 2.29 × 10 4 V/cm). Therefore, 25 nm protrusion height exhibits higher hole concentration (4.3 × 10 17 cm −3 ) as compared to 45 nm height (2.53 × 10 16 cm −3 ) which can also verify the better electrical characteristics of LTPS TFTs with a smoother poly-Si surface. We discussed the simulated protrusion effect on the electrical performance of poly-Si TFTs which was based on experimental GB protrusion geometry with ∼35 nm protrusion height, 350 nm lateral grain size and ∼ 10 nm protrusion valley width on top of GB regions (Fig. 2) . In order to investigate the influence of protrusion geometry on the electrical performance of ELA LTPS TFTs, we varied the protrusion height between 5 nm to 45 nm and also the protrusion valley width of 10 nm, 15 nm, and 20 nm, respectively in Fig. 10(a)-(b) . We kept the same DOS (Fig. 4) which was taken while fitting the experimental data in Fig. 3 . We plotted the simulated drain current ratio (I D /I D (0)) as a function of protrusion height in Fig. 10(c) for various protrusion valley widths. We also plotted the simulated drain current ratio (I D /I D (0)) as a function of poly-Si grain size between 100 nm ∼ 500 nm in Fig. 10 as the drain current without protrusion in poly-Si layer. A significant drop of I D has been observed with increasing protrusion height and widening protrusion valley. Moreover, increasing poly-Si grain size exhibits a linearly increasing dependency with enhanced I D , also, shorter protrusion height exhibits better I D as compared to taller protrusion peak at GB. These observations are expected using the charge trapping phenomenon which is further verified by the increased DOS at GB plus protruded poly-Si region [10] , [12] . It should be noted that we could not find the impact of only GB on electrical profiles. Furthermore, it is difficult to measure the exact GB size, however, the previous reports suggested an approximate GB width between 1 nm ∼ 5 nm [5] , [10] , [25] . It should also be noted that an approximated GB width of 5 nm has very small electrical performance change (by TCAD simulation) as compared to 1 nm (not shown here) and therefore, we considered the minimum GB width of ∼1 nm while fitting the experimental data. Fig. 11 represents a pictorial description of the charge trapping mechanism to explain the impact of GB protrusion on the electrical performance of the fabricated TFT devices using TCAD simulation. Let us assume that the total number of GBs is "N". A device without protrusion has, therefore, an accumulated charge trapping area of ∼N·area (GB). In contrast, LTPS TFTs with protrusion height (h(P)) of ∼35 nm exhibits a tri-angular areal distribution from TEM images (Fig. 2(b) ) on top of GB, and therefore, the accumulated trapped area might not be limited only within GB region, rather it extended a little. Therefore, it is obvious from the above-mentioned illustration that, the protrusion on the GB site drastically captured charged carriers (holes in PMOS LTPS TFTs) and a reduction of μ FE and I D is certainly present in the devices.
VI. CONCLUSION
We studied the effects of GB protrusion on the electrical performance of ELA based PMOS LTPS TFTs. Based on AFM and transmission electron microscopy (TEM) images, we clearly distinguished the GB protrusion geometries (poly-Si grain size, protrusion height, width, etc.). A numerical TFT modeling by Silvaco TCAD software has been performed to fit the experimental results and separate DOSs were assigned for both the grain and GB/protrusion regions. TCAD contour mapping suggests a drastically reduced electric field (∼75% reduction) and hole carriers at the GB protrusion site. From 2-D contour mapping, we observed a significantly reduced hole concentration (∼5 × 10 16 cm −3 ) at GB protrusion site as compared to poly-Si grain (∼3 × 10 18 cm −3 ). 
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